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MPERIMENTAL INVESTIGATION OF A DOUELE-DIFFUSED 
SHIELDED  METAL-OXIDE  SEMICONDUCTOR (DMOS) STRUCTURE 
By H. C. Lin and J. L. Halsor 
Westinghouse  Electric  Corporation 
Advanced  Technology  Laboratories 
INTRODUCTION 
Double-diffuse2 MOS (DMOS) transistors  are  capable  of high-speed operation 
because of the reduced channel  length that results  when successive n and p-type 
diffusions  are  done through the same source window. This effectively results 
in a channel  length that is comparable to the  base  width of a double-diffused 
bipolar  transistor (% 0.5 micrometer instead of several  micrometers  which  is 
typical of standard MOSFET geometry). In addition, for  optimum  high-frequency 
performance, it is desirable  to minimize area and parasitic  capacitance  asso- 
ciated with s,tandard metal  gate electrodes. In this  work, we developed and 
applied self-aligned polysilicon  gate  technology to the DMOS construction  in a 
manner that retains  processing simplicity and effectively  eliminates  parasitic 
overlap capacitance because of the self-aligning feature. 
In  this work, we also designed and developed integrated depletion  mode 
load devices  with the same  dimensions as the DMOS transistors. This ratio- 
less  feature  results  in  smaller  dimension load devices  allowing for higher 
density  integration with  no increase in the  processing  complexity of standard 
MOS techno 1 ogy . 
A s  a vehicle  to test the  performance and to  verify the anticipated bene- 
fits, we designed and fabricated a number of inverters connected as ring 
oscillators. The propagation time-power dissipation product and process 
related parameters were measured and  evaluated. 
In the  course  of  the investigation, a number  of  other  technical  advances 
were also made and  published. This report is a description of these  advances 
--- - I 
and includes (1) d e t a i l s  of the process;  (2) test data and des ign  de ta i l s  for  
the DMOS t ransis tor ,  the load device,  the inverter ,  the  r ing osci l la tor ,  and a 
sh i f t  r eg i s t e r  w i th  a novel tapered geometry for the output stages; and (3) an 
analytical  treatment of t he  e f f ec t  of the  d is t r ibu ted  s i l icon  ga te  res i s tance  
and capacitance on the speed  of DMOS t rans is tors .  
SILICON GATE DOUBLE-DIFFUSED MOS TRANSISTORS 
The progress of electron devices has been earmrked with ever increasing 
frequency  performance.  In  the  realm of  semiconductor  amplifying  devices,  the 
f ie ld  has  been  dominated by bipolar  t ransis tors .  The f i e ld  e f f ec t  t r ans i s to r s  
have generally been conceded as  infer ior  to  the bipolar  t ransis tor  in  high-  
frequency response. 
Let us examine the  reason  for  th i s  in fer ior i ty :  One f igure of merit of a 
high-frequency electron device i s  the  gain-bandwidth  product GB (=g /2& ), 
where g i s  the  transconductance and C i s  the  input  capacitance.  For a bi-  
po lar  t rans is tor  (where the junction capacitance can be made negl igible  by 
small geometry) 
m i n  
m i n  
where p i s  the minority carrier mobili ty,  W i s  the base width, k i s  Boltzmann's 
constant, T i s  the absolute temperature, and q i s  the electronic charge. 
b 
For a f i e l d  e f f e c t  t r a n s i s t o r  
where L i s  the channel length, Vp i s  the pinchoff voltage (voltage where drain 
cur ren t  sa tura tes ) ,  and VG i s  the gate voltage.  
In ordinary operation, the magnitude of kT/q i s  only a f rac t ion  of a 
vol t .  Hence 
The inequal i ty  should  favor  the  f ie ld  e f fec t  t rans is tors  for  h igher  ga in  band- 
width product. However, in  s ta te -of - the-ar t  FET's, the channel length L i s  
much larger than the base width of bipolar  t ransis tors  because the la teral  
L-dimension i s  determined by photolithographical techniques, while W i s  con- 
t ro l l ed  in  the  f r ac t iona l  micrometer  range by diffusion techniques.  In 
prac t ice ,  W can be well controlled in the fractional micrometer range while L 
can only be controlled to one order of magnitude higher. Since the gain band- 
width product has a reciprocal square-law dependence on these dimensions, the 
ne t  r e su l t  i s  tha t  b ipolar  t rans is tors  a re  fas te r  than  f ie ld  e f fec t  t rans is tors  
by two orders of magnitude. 
b 
b 
Another reason for a lower limit to the channel length i s  the voltage 
punch-through ef fec t  resu l t ing  from the widening of the deplet ion layer  when 
the drain vol tage becomes appreciable. This punch-through e f f ec t  i s  p a r t i -  
cu la r ly  pronounced f o r  FET's with low background impurity concentration. If 
means can be devised t o  reduce L and to grade the background channel substrate 
doping concentration along the channel to reduce the punch-through effect, the 
high frequency capabilities for FET's can be significantly extended. 
A narrow channel length and a higher punch-through voltage can be achieved 
by double  diffusion in  much the same way as  the convent ional  bipolar  t ransis tor .  
Such approaches  have  been  pursued by Tarui, Cauge , and others. However, the 
structures described do not have a s i l i con  ga te .  Nor do they contain an 
e lec t ros ta t ic  sh ie ld  to  prevent  f ie ld  invers ion  in  the  a reas  outs ide  the  ga tes .  
'Ilhis work i s  an  a t tempt  to  fabr ica te  an  in tegra ted  c i rcu i t  us ing  s i l icon  ga te  
double-diffused transistors with a f ie ld  shield to  prevent  surface inversion 
between devices. 
I 2 
MTEGRATED  DOUBLE-DIFFUSED MOS STRUCTURE 
A cross-section of a double-diffused N-channel MOS s t ruc ture  i s  shown i n  
f igure 1. The substrate can be e i t h e r  p or n-type. The  window defining the 
source region i s  diffused sequentially with both an n-type dopant and a lower 
concentration p-type dopant. The  window defining the drain region i s  diffused 
with only n-type dopant as i n  conventional transistors.  With double diffusion, 
the channel i s  the p-type diffused region and the length can be made very short, 
3 
Figure I. DMOS Structure 
4 
say less than l p m .  A t  the  same time, because of the diffusion, the p-type 
doping i s  more concentrated toward the source and thus reduces the punch- 
through effect. 
ANALYSIS OF DMOS TRANSISTORS 
I n  our previous work, we  analyzed the double-diffused MOS t r a n s i s t o r   a s   a n  
idea l i zed   i n   t ha t  a zero  res is t ivi ty   metal   gate  was used and no 
ve loc i ty  sa tura t ion  e f fec t  was considered. When the effective channel i s  very 
short  ( in  the micrometer o r  submicrometer range), the high electric field along 
the channel can saturate the carrier velocity. In our approach of using a 
s i l i con  ga te ,  the  nonzero  res i s t iv i ty  of the polycrystal l ine s i l icon gate  can 
adversely affect the frequency response of the  t rans is tor .  A more detai led 
analysis  i s  made  on t h i s  e f f e c t .  
For the analysis of the DMOS transistor,  the device can be divided into a 
number of incremental  t ransis tors  of variable threshold voltage in much the  
same  way an an electr ical  t ransmission l ine.  The basic equation w e  used i n  
our, previous work is: 
ID - VCG [V, - V,(X) - V ( X ) l  dV 
where p = mobility 
CG = gate  capacitance 
L = total   channel  length 
VG = gate  vol tage  ( re la t ive  to  subs t ra te )  
VT(x) = threshold a t  a distance x from the edge  of source 
V(x)  = voltage of the channel a t  any point x 
4 The r e s u l t s  of our computation, which were reported in our previous report 
as  wel l  as  an IEEE publication3, were arrived at  by considering a constant 
mobili ty.  If  the mobili t ies are l inearly dependent on e l ec t r i c  f i e ld ,  t he  cu r -  
rent  i s  less than expected a t  high fields. For a conventional MOS t r ans i s to r ,  
the current tends to depart  from the square-law relationship and  become  more 
l inear ized.  Such an effect  i s  taken into account  in  cer ta in  models and 5 
incorporated  in  some  computer-aided  design  programs. 3i. 
The  characteristic of a DMOS transistor  can  be  computed  by  connecting a 
number  of  incremental  transistors  of  different  threshold  voltages in series. 
The  number  of  divisions  depends  on  the  accuracy  desired. If too  many  divisions 
are  used, it is  uneconomical  from  the  standpoint  of  computation  time.  Ne  found 
that  five  divisions were  sufficient to give  a  reasonable  accuracy. 
The  computer-aided 
transistor  used in this 
NApiE -
VTO Threshold 
UB Low Field 
design  program  used  is  M-SINC. The model of an MOS 
program  should  contain  the  following  information 
* 
DEFAULT 
PARAMETER  CONDITION 
Voltage  with  Source Gr nd d 0 
Mobility  Value 450 
ECRIT  Critical  Field 6 .E4 
c1 Empirical  Hat hing  Coefficient  forMobility 0 
COX  Oxide  Capacitancper sq. cm. 3E-8 
DNB Doping  Concentration in Substrate  1E15 
X J D  (XJS) Overlap  ofDrain  Length  Under  Gate  (Source) 0 
GOS Choice  of  Depletion  Equation 0 
0 - No Channel  Length  Depletion 
1 - Square  Root  Dependence  Thick  Oxide  Device 
2 - Fringing  Field  Thin  Oxide  Device 
First  Fringing  Field  Coefficient 
Second  Fringing  Field  Coefficient 
Saturation  Current  of  Junction  Diode 
Parameter  Definition  Temperature 
The,electric field is considered in the  term 
cul 
cu2 
css 
TEMP 
0.2 
0.6 
1E-14 
3 00 
where Es is  the  electric  field  and E is  the  critical  electric  field  above 
which  the  mobility  is  affected. If the  electric  field  effect  is  neglected, 
so 
* 
M-SINC  Computer-Aided  Analysis  Program  developed  by  Stanford  University. 
" . . 
the  exponent  C1  is  set  at  zero. F r practical  MOS  transistors 
C1 = 0.15 for  p-channel  devices 
C1 = 0.35 for  n-channel  devices. 
The results  of  the  computation  are shwn in figure 2,  and  the  results  for 
no  velocity  saturation (C = 0) are  shown in figure 3. Generally,  the  effect 
of  velocity  saturation  is  to  reduce  the  drain  current. "he reduction is greater 
at  higher  gate  voltages. This effect also makes  the  transconductance  constant 
as  compared  to  conventional MOS transistors whose  transconductance  increases 
linearly  with  increasing  gate  voltage. 
1 
In our  previous analy~is,~ it was pointed  out  that  the  DMOS  transistor 
itself has a  tendency  toward  constant  transconductance  even  without  considering 
carrier  velocity  saturation.  This will be  brought  about  by  the  following  argu- 
ment.  The DMOS transistor  can  be  considered to be an  enhancement  mode  short 
channel  transistor in series with a  depletion  mode  transistor  with  a  longer 
channel.  The  channel  resistance  is  the  series  resistance  of  the two transis- 
tors  and is then  dominated  by  the  higher  of  the wo resistances. At low gate 
voltages,  the  enhancement  mode  transistor  with  high  transconductance  dominates 
the  characteristics. At high  gate  voltages,  the  enhancement  mode  transistor 
has  lower  resistance,  and  the  lower  transconductance  of  the  depletion  mode 
transistor  dominates  the  characteristics.  The  net  result is to  make  the  com- 
posite  transconductance  nearly  constant. Thus, the  DMOS  transistor has two 
effects  tending  to  lower  the  transconductance  at  high  gate  voltage  and  to make
it  more  nearly  constant. 
The  computer  results  of  a  transistor  with  uniform  background  is  shown in 
figure 4. Note  that  at low gate  voltages,  the  transconductance of a DMOS 
transistor is much  greater  than  that  of  a  conventional  uniform  background MOS 
transistor. However,  at  high  gate  voltages  the  superiority  becomes  less  pro- 
nounced  because of the  linearization of the TlMOS characteristics. For this 
reason,  it  is  most  advantageous  to  use  the DMOS integrated  circuit  for low- 
voltage  operation. 
DMOS  INVERTER 
The DMOS  transistor  can  be  used in conjunction  with  a  depletion-mode 
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transistor  as an inverter  as  shown in figure 5. The  depletion  mode  transistor 
is  then  used  as a load  device.  The  advantages of a depletion-mode  load  are 
well known. It increases  the  speed  and  lowers  the  supply  voltage. In combina- 
tion  with  the  speed  of  an  active  DMOS  transistor, a very  low-speed  power  product 
can  be  expected. In conventional  integrated  circuits, a depletion  mode  load 
requires an extra  diffusion  or  ion  implantation  to  obtain  the  proper  background 
impurity  concentration  while  the  original  substrate  provides  the  background  to 
obtain  the  proper  threshold  voltage., In our  DMOS  integrated  circuit, no such 
extra  processing  step  is  required  because  the  substrate  is  chosen  to  yield a 
depletion-mode  load  device  and  the  threshold  voltage  for  the  enhancement-mode 
DMOS  transistor  is  already  provided  by  the  double-diffusion.  Besides  this 
advantage,  the  load  device  can  be  made  to  have  the  same  length-to-width  aspect 
ratio  as  the  active  DMOS  transistor.  This  ratioless  geometry  results  in  further 
reducing  the  area  of an integrated  circuit. 
6 
Switching  Transistor  Design  Considerations 
The  choice  of  surface  and  background  concentration  is  determined  by  the 
threshold  voltage  and  the breakdam voltage. The threshold  voltage  is a
function  of  surface  state  density  and  background  concentration. F r (l,O,O } 
oriented  crystals,  the  surface  state  density s typically 2.5 x 10 /cm . A 
threshold  voltage  of 2V requires a concentration  of 2.5 x 10 atoms/cm as 
calculated  from  equation (2). 
11 2 
16 2 
where  the follo ing  terminology  isused. 3n 
Gate-background work function  difference = - In KT 4 x 10'" N(x), 2 
ni 
(for an  n-doped  Si  gate  with an assumed  effective  doping 
concentration of 4 x atoms/cm . 
Intrinsic  concentration = 1.5 x lolo  atoms/cm  at 27OC 
Surface-state  density 
Fermi  level  associated  with a given  doping  concentration 
3 
3 
+"DO 
& Depletion-Hose Load Device OUT 
I N  +T- 
( a )  Inverter Circuit 
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- 
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Figure 5. DMOS Inverter 
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C = Gate  capacitance  per  unit  area E ox ox/tox* 
= Dielectric  constant  of  oxide = 4 x 8.85 x 10 f/cm. 
= Gate  oxide  thickness. 
= Dielectric  constant  of  silicon = (11.7 x 8.85 x 10 f/cm). 
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ox 
ox - 14 
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The  concentration n(x) for  determining  the  threshold  voltage is the  value  at 
the n + p junction  formed  by  double  diffusion  and  can  be  obtained  by  proper 
choice of surface  concentration  and  junction  depth  as  indicated in equation (5). 
In our  previous  work,3 it was shmn that  for  the  same  threshold  voltage, 
the  o.,lJ)  crystal  orientation  gives a higher  gain-bandwidth  product  than  the 
..(1,0,0') crystal  orientation.  The  reason  is that <1,1,1) orientation  has 
higher  surface  states  and  hence  make  the  channel  more  conductive  near  the 
drain.  This  higher  conductance  accounts  for  the  higher  transconductance.  The 
penalty  for  the  higher  gain-bandwidth  product  is  the  lower  breakdown  voltage 
at  the  isolation  junction,  as  shown  in  table I, b cause  the  surface  concentra- 
tion  of  the  p-type  isolation  layer m s t be  higher (at  least  as  high  as  the 
concentration  at  the  drain  channel  junction)  to  avoid  surface  inversion. How-
ever,  this  is  not a problem when we use low voltages. 
Table I 
TRANSISTOR DESIGN PARAMETERS 
(1 ,O,OJSi (NSS=2.5x10 /cm ) 1 (1,l ,I). (Nss = 10 /cm ) 11 2 12 2 
p-type surface 3.3~10'~ 1 .5x1017 8.85~10'~: 
p-type background 10 atoms/cm 
6.3~10'~ 3.6~10'~ 2.1~10'~ 
2 vm 1.5 um 1 wn 2 um 1.5 um 1 vm n type  junction 
3 lJm 2.5 prn 1 lJm p-type junction 3 urn 2.5 rn 2 w 
Surface concen- 2.5~1 0l6 atoms/cm 
concentration 
concentration 
depth 
depth  
t r a t i o n  a t  
source junction 
15 3 15 3 10 atoms/cm 
+ 
3 1 x1 o1 atoms/cm 3 
Breakdown vol tage 28V  26V  24V
0.78V Threshold  voltage 0.78V 
13V  12v 11v 
Load Device Design Considerations 
The load i s  an n-channel depletion mode device. The cha rac t e r i s t i c  of the 
load device i s  dependent upon the substrate impurity concentration and the 
crystal  or ientat ion.  For  most economical  design, i t  i s  desirable  that  the 
geometry  of  both the load device and the switch be minimum.  The saturated 
drain current of the load device for the "high" output (I DSAT)L1 and for  the 
"low" output ( I  ) should sat isfy  the  condi t ions  (see  f igure 5): DSAT LO 
where and (IDsAT)so are  the saturated  drain  currents of the  act ive 
switching device for the high and low output respectively. To sat isfy equat ion 
(6), the load device must be in  deple t ion  mode; i.e.,  the threshold voltage 
must be negative. It should be kept i n  mind that the threshold voltage for the 
load device i s  d i f f e ren t  from the zero-substrate bias value because of the 
"body effect".  The "body effect"  i s  due to  the reverse  bias  on the substrate 
with respect to the source.  
source of the load device i s  
the output voltage i s  high. 
the negative of the pinchoff 
where V i s  the reverse bias 
output terminal). 
R 
As shown i n  f i g u r e  4 ,  the output terminal or the 
reverse biased with respect to the substrate when 
Under this condition, the threshold voltage or 
voltage Vp i s  given as 
ox r L ox 
of the substrate  re la t ive to  the source ( the 
The  body e f f ec t  i s  different  for  different  output  condi t ions.  I f  the 
source of the switching t ransis tor  i s  grounded and the output i s  a t  t h e  low 
state  (or  the switch i s  on), the source of the load device i s  near the ground 
and i s  not reverse biased with respect to the substrate.  When the output i s  
a t  the  h igh  s ta te ,  the  source  of the load device i s  reverse biased with 
respect to the  substrate ,  and the pinchoff voltage i s  decreased. Thus, i n  
equation (6), the  should  be  calculated  with  substrate  reverse 
14 
biased  by  approximately V  volts; 
substrate  bias  nearly  equal  to  zero in equation (7). If the  substrate  is 
not the  same  potential  as  the  source  of  the  load  device  (i.e.,  not  at " 0  
level")  but  is  reverse  biased  by V then  the  threshold  voltage in equation 
(8) should  be  increased  correspondingly. If we choose V = 5V,  which is the 
supply  voltage  and 
DD (IDSAT~LO should  be  calculated  with  a 
R' 
R 
4 x 10' Nn 
20F - k T l "  q 
'9 
Vn  should  be  negative  if  the  load  device  is  to  be in depletion  mode.  The 
saturated  drain  current  of  the DMOS can be  represented  by 
where L is  the  effective  channel  length  of a DMOS transistor  which  should 
be  considerably  shorter  than  the  geometrical  length. The saturated  drain 
current  of  the  load  device  is 
ef f 
The  value of V is a l so  given  in  equation ( 8 ) .  Since  the  effective  channel P 
length ¶ Lef f ¶ of  the DMOS is  always  less  than  the  geometrical  length, L, e
condition  that I DS >IDL can be  satisfied  if 
Figure 6 is  a  plot  of  the  threshold  voltage  (or  the  pinchoff  voltage)  as 
a  function  of  the  substrate  concentration  with  different  substrate  bias Vp 
and  surface  state  densities Nss based  on  equation (8). The  surface  states 
range  from 101'/cm2 to  1012/crn2,  which  are  representative  of  practical  oxidized 
silicon  surfaces.  The  reverse  biases  were 0, 3 ,  and  5V. The OV  bias  curves 
15 
Substrate Concentration, tl1 
Figure 6. Threshold Voltage as Function of Substrate  Concentration 
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are  useful  for  designing  the DMOS switch; the 3 and 5V curves  are  useful  for 
the load device  corresponding to two different supply voltages. For the load 
device to  be  in  depletion mode, the threshold voltage must be  negative  with 
respect to a substrate  bias  approximately equal to  the  drain supply voltage. 
At  the same time, the  magnitude  of  the  pinchoff  voltage at zero  bias  must  be 
less  than IVG - VTI to satisfy equation (12) keeping in mind  that V can at 
most  rise  up to V For instance, from figure 6, if Nss = 5 x 10 /cm for 
6,1&} orientation, V of  the switching device = 1V and VDD = 3V, to  satisfy 
equations (6).and (12) the  substrate  concentration N must  be 2.2 x 10 15 
(point c) < N < 7 x (point a )  atomslcm . On the other hand, if  we 
choose Nss = 10 /cm for (loo) orientation, then N < 7 x atoms/cm 
(point a') which corresponds to a resistivity  of 20 ohm-cm which  is not easily 
controlled to a tight tolerance. This reasoning  favors a moderate  surface 
state density; i.e., a higher N {l,l,l) substrate is  more  suitable  than a 
lower Nss <1,0,0> substrate. 
1E 2 
DD' 
T 
2 
11 2 3 
v 
Ir 
ss 
At  the other extreme, if one increases N = 10 /cm , then  there is no 12  2 ss 
N which  can  satisfy a 3V operation. Thus VDD = 5V must be increased to give 
4 x (point c") < N 1.5 x (point a") atoms/cm . l7 3 
v 
From these  considerations, we choose a p type ( l,l,l) substrate  with 
= 2 t o  5 ohm-cm 
= 5 x 10 /cm 11 2 Nss 
VT = 1v  
EFFECT OF SILICON GATE RESISTANCE ON THE FREQUENCY  RESPONSE OF MOS TRANSISTORS7 
Self-aligned silicon-gate MOS transistors  have smller dimensions and, 
therefore, are supposed to  have a higher  frequency  response  owing to the  high 
g and the low gate-to-drain  feedback capacitance. However, a silicon  gate 
has much higher  resistivity  than a metallic gate. The nonzero  resistivity  can 
have an adverse effect on the frequency response. This  effect will be 
explained in the  following discussion. 
m 
17 
Silicon  Gate  as  Distributed RC Network 
Figure 7 shows  the  structure  of  a  polycrystalline  silicon  gate MOS transis- 
tor. For high  transconductance  and  gain  bandwidth  product,  a  small  gate  length 
L (typical < 1qLm)  should  be  used.  This  dimension  is  often  limited  by  the 
reproducible  photoengraving  capability  of  the  process  line  used.  The  same 
photoengraving  capability  also  limits  the  dimensions  of  the  contact  windows 
for  the  gate. If the  gate  contact  were  placed  above  the  active  area,  it  might 
short-circuit  the  gate  to  the  source  or  the  drain.  This  problem  may  be  avoided 
in practice  by not locating  the  gate  contact  directly  above  the  active  gate 
area  but  to  the  end where the  polycrystalline  silicon  area  may  be  conveniently 
enlarged  as  shown in  figure 7. 
Polysilicon  gate  material  is  not  even  approximately  metallic  and  hence 
has nonzero  resistivity.  For  a  typical  heavily  doped,  few  thousand  Angstrom 
thick  silicon  gate,  the  sheet  resistivity  may  be in th  order of tens  of  ohms 
per  square  and  the  series  resistance  to  a  far  removed  portion  of  a  gate in the 
order  of  hundreds of ohms. 
There  are  parasitic  capacitances  associated  with  the  gate  such  as  the 
gate-to-source  capacitance,  the  gate-to-substrate  capacitance,  and  the  gate- 
to-drain  capacitance.  The  silicon  gate  can  then  be  considered as a  uniformly 
distributed RC transmission  line as shown in figure 8. The distributed 
transistor  can  be  considered as a  number  of  lumped  transistors  with  connnon 
drains  and  sources  as  shown i  figure 9, but with their  gates  tapped  from  the 
distributed RC network.  Because  of  their  time  delay  along  the  distributed 
network,  the  effective  gate  voltages  of  each  lumped  transistor, V are  pro- 
gressively  delayed  from  the  input  signal, V.. This  effect  is  particularly 
noticeable  toward  the  end  of  the  network.  The  drain  currents,  since  they  are 
a  monotonic  function  of  gate  voltages,  are  therefore  progressively  delayed. 
The  total  drain  current  is  the  sununation  of  these  time  delayed  from  the  input 
signal. For one  lumped  section  of  the RC distributed  network,  the  small- 
signal  voltage  gain Av is  given  as 
8 
‘9’ 
1 
18 
Figure 7. Silicon  Gate MOS Transistor 
Figure 8. Distributed RC Network J 
I 1 1 
Figure 9. Equivalent Circuit of a Silicon  Gate MOS Transistor 
- _  
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where  gm is the  transconductance, R (= Xr ) is the  series  resistance, 
g 8 
C (= Cc) is the input capacitance, and C is the load resistance. Any increase 
in  R or C  will reduce  the  voltage gain. 
g 
Frequency  Response of the  Distributed  RC Network 
The  distributed RC  network can be analyzed  both for small-signal  response 
and transient response. For small signal  analysis,  a  one-dimensional  distri- 
buted  RC network is a good approximation  because  the enlarged metal  contact 
area has very  small sheet resistance and is sufficiently  far  from  the source 
and drain  diffusions compared to the oxide thichess such that the fringing 
capacitance is negligible. The  mathematics is straightforward and is 
derived in  the Appendix. 
For small signal analysis, the voltage V (x), from figure 8, along the 
8 
width  W of the distributed RC network is derived in the  Appendix  as  equation 
(A10) as 
V,(x) = vi COSh fi W(1 - x / W )  
cosh W 
where  r and c  are the  resistance and capacitance  respectively per unit  length 
in  the x direction. With manipulation, the amplitude and phase  responses of 
this  expression  can be  found  to be 
V cosh2 m W ( 1  - x/W) + sin‘ W(1 - x/W> 
i cosh2 J a  W + sin2 W (15) 
- arctan  [ tanh W tan /u- W ( 1  - x/W)] 
These  responses  are plotted in figures 10 and 11. It can be seen that 
there is a  considerable amount of  attenuation and phase shift when the  time 
constant, RC, of the total  resistance R = Wr and total capacitance C = Wc, 
is of the order of l h .  
The transient  response of a distributed RC network,  as derived in the 
20 
Appendix as equation (A16) i s  given as 
This equation is plot ted as the  sol id-  curves  in  f igure 12. 
It can be seen that  the s ignal  i s  delayed along the line. A t  a normalized 
2 
time of t/w r c  = 1, the signal does not reach 90 percent of t h e  f i n a l  v a l u e  a t  
any length greater than 20 percent of the total  length.  
Time Constant of the Si l icon Gate 
The time constant of the  s i l i con  ga te  i s  a function of the sheet 
r e s i s t i v i t y ,  p,, and the gate oxide thickness. The resis tance per  uni t  length 
i s  given as 
r = Ps/L 
' where p s  i s  the  shee t  res i s t iv i ty  and L is the source-to-drain distance of the 
s i l icon gate .  The capacitance per unit length is given as 
where cox i s  the  djlelectric  constant of the  oxide and t i s  the  oxide  thick- 
ness. The time constant RC = W r c  i s  then obtained from equations (18) and 69). 2 
ox 
L ox 
pS 
= 28 n/square 
= IOOOI = 1 o - ~  cm
rc = sec/cm 2 
RC = w rc = w .x  sec. 2 2 
Thus, fo r  a ga te  of 0..1 cm width, the t i m e  constant i s  then 10 ns. This order 
of magnitude of gate width i s  qui te  common f o r  d i sc re t e  MOS t r a n s i s t o r s  and 
the output amplifier stages of  an MOS integrated circui t .  For  luw-power 
2 1  
Figure 10. Small-signal  Response of Distributed RC Network 
Amplitude  Response in  dB VS. Normalized 
Frequency with Position as a Parameter 
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Figure 11. Small-signal Response of Distributed RC Network 
Phase Response i n  Degrees VS. Normalized 
Frequency with Position as a Parameter 
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in te rna l  s tages  on an MOS integrated circui t ,  the  gate  widths  are  typical ly  
one or two orders of magnftude narrower. - The t i m e  constant,  RC, which i s  
proportional to W , i s  then i n  t h e  subnanosecond o r  picosecond range. 2 
Charact.erist ics of the Sil icon Gate Uniform Channel MOS Transistor 
The charac te r i s t ic  of a MOS s i l icon  ga te  d is t r ibu ted  t rans is tor  can  be  
computed from the equivalent lumped c i r cu i t  w i th  a number of t r ans i s to r s  con- 
nected in parallel  but with delayed signals applied to the gates as shown i n  
f igure 9. The charac te r i s t ics  of each individual transistor i s  given by the 
relat ionship 
rl 
I D  = 2 pcG r ( V g  - VT)  VD - ~ I f o r  VDL VD < V - VT ( t r iode   opera t ion)  
L 9 
- pcG 2 
I D  - ('CJ - VT) f o r  VD > V - VT (pentode  operation) 
(22) 
where i s  the  carr ier   mobil i ty ,  C i s  the  total   gate   capaci tance,  VT i s  the 
threshold voltage, and VD i s  the drain vol tage.  In  the present  case,  V i s  a 
function of time and distance from the contact as given by equations (11) 
and (17). 
G 
g 
The computation can proceed by applying an input voltage at  the gate 
contact  in  the equivalent  c i rcui t  shown i n  f i g u r e  9 with given values of 
dis t r ibuted gate  res is tance and capacitance. The resultant drain current can 
then be readi ly  computed using a computer-aided-design program. The SPICE 
program was used to  simulate  this  relationship.   For  computational  simplicity 
and reasonable accuracy, the transistor computed i s  divided into five incre- 
ments. The parameter of each  increment i s  assumed as follows: 
* 
L = 10 prn W = 60 urn 
* 
Developed by the University of California, Berkeley. 
_- 
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Figure 12. Transient  Response of Distributed RC Network. 
Normalized Gate Voltage vs. Normalized Time  
with  Position  as  a Parameter. (Computed 
results  in solid line; simulated results  in 
dashed lines.) 
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The silicon  gate sheet resistivity = 25 ohmslsquare. A very small load resis- 
tance, 0.01 ohm, was used to sense the current. The transient  response  of  the 
drain  current with a 6-volt input pulse of nanosecond  risetime and 1-nanosecond 
falltime, is shown in figure 13. For comparison, a zero sheet resistance 
aluminum  gate  transistor  of  the  same  geometry  is  also computed and the tran- 
sient response  is plotted in figure 14. The  results in Table 11 were obtained. 
Table I1 
Transient  Response  Simulation  Results 
Si Gate  A1Gate 
Sheet resistivity 25 ohms  square 0 
Risetime 4 nsec 0.5 nsec 
Fall time 2 nsec 1 nsec 
It can  be seen that the  nonzero sheet resistivity  of  the  silicon  gate  very 
markedly slows down the transient response. 
A s  a check, the  gate  voltages at the  different  incremental  transistors 
were also computed. Two of these results  are plotted in  figure 12 as dashed 
lines to show general agreement. 
The  nonideal  effect associated with the  silicon  gate  is aggravated by the 
Miller effect. If there is gate-to-drain  overlap  capacitance, C 
and the load resistance C is appreciable,  the input capacitance  is  effectively 
increased to C (1 + gm%>. Thus, the  time  constant  of  the  distributed RC 
gate  is  also increased. 
gd , present 
gd 
To verify this  prediction by simulation, the load resistance used in the 
computation (as shown in figure 9) was increased from 0.01 to 100 ohms. This 
computed transient  response is then plotted in figure 15. Note that the  rise- 
time and falltime  are lengthened as compared to that shown in figure 12 and 13, 
where  no  Miller effect is present. 
Characteristics of DMOS Transistors 
The double-diffused MOS (DMOS) transistor is designed for high-frequency 
operation by virtue  of  its much  narrower  effective  channel length. The com- 
putation of its  characteristics was described by Lin et  al. Because  the 
background concentration  between the source and the  drain  is  graded,  the thres- 
hold voltages  vary along the channel. The DMOS distributed characteristics  can 
3 
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Figure 13. Computed Response of Silicon  Gate MOS Transistor 
(Load Resistance 0) 
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Figurel4. Computed Response of Silicon  Gate MOS Transistor 
(Load Resistance 0) 
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Figure 16. Equivalent  Circuit of Silicon Gate DMOS Transistor 
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be computed by connecting  a  number  of lumped incremental  transistors in series 
each with a  different  equivalent threshold voltage. If a  silicon  gate is  used 
for the DMOS transistor,  a  similar  adverse effect on  the speed can be expected 
due to the  nonzero  gate  distributed  series resistance. 
The  computation  can  be  accomplished by using  a  series-parallel  matrix 
equivalent  circuit as shown in figure 16 for one transistor. Computational 
experience has shown that a DMOS can be approximated quite accurately by sub- 
dividing it into 5 series increments. For  an n-channel DMOS transistor with 
background concentration = 10 /cm , the  local  equivalent threshold voltages, 
down an array of lumped  sections written as a matrix  column, were  as follows: 
VT1 = 2.OV (also the overall threshold voltage), VT2 = 1.2V, VT3 = 0 .4V,  VT4 
-0.3V, VTs = -0.8V. This computed result is shown in figure 17. A s  expected, 
in comparison with a  conventional MOS transistor  of the same gate  length and 
same threshold voltage (shown in figure 13), the DMOS transistor shows a 
faster  transient response. However, due to the  time  constant of the silicon 
gate, the risetime and falltime are not  in the subnanosecond range. 
15 3 
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DMOS RING OSCILTATOR 
A number of inverters  can  be connected in cascade  to  form a ring oscil- 
lator. To form  a  ring  oscillator, the number of inverters must be in odd 
number;  then,  the output level of the last inverter will be out of phase with 
the input level of the first inverter forcing the  input to change level. The 
input signal m s t  propagate  through  n  number of inverters  before  the last 
inverter  changes state.  It takes  time  to  propagate and takes two passes  to 
complete  a cycle. The  propagation  time t of a  single  inverter is 
P . 
The  design layout of each  inverter in the ring oscillator is s h a m  in 
figure 18. The  last  enhancement-mode DMOS transistor and the  depletion-mode 
load device have the  same  aspect (widthjlength) ratio. The  lower  device is 
the DMOS transistor, which can  be distinguished by the extra p-type  diffusion 
mask outline, which  is lpmwider than  the n+ source  diffusion windaw. The 
drain-to-source  spacing  is  conservatively  drawn to l$m. The  channel width 
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Figure 17. Computer  Response of Silicon  Gate DMOS Transistor 
(Load Resistance = 100 Ohms) 
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Figure 18. Inverter Layout for Ring Oscillator 
L 
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i s  drawn t o  30qLm.  The smaller dimension of the source and drain diffusions i s  
1$m. The smaller  dimension of the  contact window i s  %m. The contact  to  the 
s i l i con  ga te  i s  made outside the active region. 
DMOS SHIFT ReGISTER 
A DMOS sh i f t  reg is te r  ce l l  des ign  can  be pa t te rned  af te r  a conventional 
s t a t i c  s h i f t  r e g i s t e r  cell by use of two inver te rs  which are cross-coupled 
through transmission gates to form  a f l i p - f lop  a s  shown in  f igu re  19.  The 
transmission gates serve as active switches and should therefore be enhance- 
ment mode devices. When the transmission gate Q i s  closed by the clock signal 1 
% , information i s  coupled into the gate  of t h e  f i r s t  i n v e r t e r  and appears as 
an inverter  s ignal  a t  the drain output  of Q,. During t h i s  time, the trans- 
mission gates Q and Q7 a r e  opened so as  not  to  load the input  s ignal .  After  
the clock pulse a1 i s  turned  of f ,  in formt ion  i s  s tored  a t  the  ga te  and the 
drain node capacitances of Q,. Then the  clock  pulse i s  appl ied  to   the 
transmission  gate Q The information  stored a t   t h e   d r a i n  node capacitance 
i s  t ransferred  to   the  gate  of Q (or  the  input of the second inver te r ) .  Thus 
a doubly-inverted  or  in-phase  signal  appears a t   the   d ra in   ou tput  of Q There- 
upon, a third clock pulse Q,, slightly delayed from a,, i s  applied to the 
transmission  gate Q t o  c lose  i t  and latch  the  cross-coupled  f l ip-flop, The 
t iming relation of the different clocks i s  shown a t  t h e  bottom of f igure 19. 
In the DMOS in tegra ted  c i rcu i t  made  by inve r t e r s  and transmission gates 
4 
4' 
5 
5' 
7 
already discussed, only two types of t r ans i s to r s  a re  ava i l ab le ,  e i t he r  t he  
depletion-mode t r a n s i s t o r ,  which i s  unsuitable for transmission gates or the 
enhancement-mode DMOS transmission  gates.  Thus, i n  t h e  s h i f t - r e g i s t e r  c e l l  
shown i n  f i g u r e  18, Q,, Q, Q4, Q,, and Q, a r e  DMOS, a.nd the load devices Q3 
and Q, a r e  of depletion-mode. 
AN OPTIMIZED OUTPUT STAGE FOR MOS INTEGRATED CIRCUITS9 
In  MOS integrated circui ts ,  the  output  t ransis tors  should be la rge  enough 
to drive the required load capacitance. I f  there  i s  a s ign i f icant  capac i t ive  
load of t h i s  l a s t  ou tpu t  t r ans i s to r ,  i t  w i l l  capacitively load the previous 
34 
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(a) Schematic Diagram 
Figure 19. Shift Register 
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stage  and  slow  it  down. To improve  the  propagation  time,  the  driver  for  the 
output  stage  should  also  be  enlarged.  Obviously, if every  stage is enlarged, 
excessive  area will be  consumed.  However, if the  drivers  are  tapered in some 
fashion  from  a minimm area  cell  to  maximum  area  output  cell as shmn in 
figure 20, both  the  propagation  time  and  the  area  may  be  conserved.  The  fol- 
lowing is an analysis  of  such  a  tapered  output  stage  for  optimizing  propagation 
time  and  chip  area.  This  technique is applicable in general  to MOS integrated 
circuits  where  a  high  output  drive  capability  is  required. 
Output  Seage  Design  Principles 
To drive  typical  load  capacitances  required in an integrated  electronic 
system,  the  output  transistors in  an integrated  circuit  should  be  of  suitable 
size  to  provide  large  charging  and  discharging  currents.  Unfortunately,  large 
output  transistors  load  the  previous  stage,  which  decreases  its  operating  speed. 
To improve  this  situation,  the  driver  for  the  output  stage  should  also  be 
enlarged.  This  analysis can  obviously  be  carried bacbard on  a  stage-by-stage 
basis. 
Consider  the  output  circuit  such  as  the  shift  register  shown in  figure 20. 
If the  load  capacitance, 5, is  equal  to M times  the  interstage  node  capaci- 
tance, Co, and  the MOS devices  are of minimm sizes,  the  propagation  delay 
(which  is  proportional  to  load  capacitance)  through  the  last two stages  is: 
where 
t =  
t =  
M =  
PL 
PO 
% =  
co - 
- 
propagation  delay  through  the  last two stages 
propagation  delay  at  the  low  level  interstage 
5 IC, 
load  capacitance 
interstage  node  capacitance 
The  propagation  time  can  be  reduced  by  enlarging t'.le sizes of the MOS 
devices  of  the  last  stage, 11, by  m  times.  The  driver  stage, 12, is  slowed 
down  because  the  output  transistors  now  see an m-fold  increase  in  capacitive 
load.  The  propagation  delay  of  the  driver  and  output  stages  becomes: 
36 
TO find  the minimm t we differentiate  the  above  with  respect t o  m and PL ' 
set  the  differentiated  equation to zero: 
or 
and 
tp (min) = 2M'"t 
PO 
(26) 
For  shorter  propagation  time,  it  is  better t o  nlarge  the  sizes  of  the 
last  few  stages. For instance,  one  may  increase  stages I by "1 times, 
increase  stage I2 by m2 times  the  previous  stage, I3 by  m3  times,  etc. Then 
the  propagation  delay  for  the  last  four  stages  becomes: 
1 
M ml m2 t = ( - + - + - + m )  t 
P4 m1 m3 3 PO 
By  differentiating t ' we find: 
P4 ' 
and 
1 /4t tp4, = 4M PO 
37 
Figure 20, Cascade MOS Stages 
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The propagation delay of every stage is: 
tpL = M'I4t 
PO 
Note that the propagation time per stage resulting from enlarging the las t  
three stages given in equation (30) is shorter  than that  of enlarging just  
the last  stage. .  Also,  the optimum s i zes  of the device decreases monotonically 
a s  M 3'4 , $I4, M1I4 times the miniAm in te rs tage  sizes. 
From t h e  l a s t  two equations, one may generalize that for an output device 
of N stages, the propagation time per stage is 
A computer analysis  of a 10-stage output device uti l izing a 2-phase 
r a t io l e s s  l og ic  in t e r s t age .was  made.  The r e s u l t s  of the analysis showed 
good agreement of the predicted propagation delay to the computed delay to  
within the accuracy of the program used. 
Area Optimization 
From the above der ivat ion,  one can see that the opthum device size 
should decrease on the order 
mN = 1 
When a number of stages are connected in cascade, the area is the sum of 
a l l  the stages. When the stages are tapered to optimize the speed, each pre- 
ceding stage is reduced by a fac tor  l / m .  I f  t h e r e  a r e  N-1  enlarged stages, 
the area of t h e  l a s t  N stage is 
39 
where A is the  area of the  standard  stage  (not  enlarged). This sumnation is 
equal to: 
0 
. - .  . . .  . .  , . , .  . .  
. N  A o , ( m  - 1 )  
A ~ - , ,  m - 1  
- 
(33) 
But since 
M = m  N 
This i s  the  r a t io  of the enlarged area to the standard cell  area.  Equation 
( 3 4 )  i s  p lo t t ed  in  f igu re  2 1  for  M = 100. A l s o  plo t ted . i s  the  propagat ion  
time of stage t which i s  normalized: 
PS , 
From f igure  21 we f ind  tha t  tha . increased 'a rea  ra t io  i s  of the order of 
the load capacitance t o  node capacitance ratio,  M; . the  a rea  increases  as  the  
number of enlarged stages N increases;  and the propagation time per stage 
decreases as the numbers of enlarged stages decreases. 
Optimum Stage Design 
The  optimum design is a compromise between  speed and area. The choice is 
based on  a nebulous parameter, cost, as in any search method. We can arbi t rar-  
i l y  choose a f igure of merit, F, defined as 
where K i s  a weighting exponent. I f  K i s  greater than unity,  i t  means  more 
40 
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Figure 21. Normalized Propagation Delay,  Normalized Area, and 
Figure of Merit F, VS. Number of Stages for M = 100, K = 2 
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weight  is  placed on speed  than  area.  .Substituting  equations ( 3 4 )  and (35) 
into ( 3 6 ) :  
The minimm F can be  found  by  setting  dF/dN  to  zero,  yielding: 
For  instance,  if K = 2: 
= 2 
This  has several  implications. From equation (35): 
t /t = M  1 /N 
PS PO 
The  minimum  area  and  propagation  delay  is  achieved  when: 
tps/tpo = 2 ( 3 9 )  
The  optimum  area  is: 
Figure 22 is  representative  of  how  the  figure  of  merit  varies  for  several 
load  to  interstage  capacitance  values.  Below  the  'Dptimum  value, t decreases 
more  slowly  than  the  area  increases;  above  this  value, t increases  more 
quickly  than  the  area  decreases. 
PS 
PS 
At some point,  however,  a  large  increase  in  propagation  delay  occurs. As 
seen  in  figure 21, the  area-propagation  delay  square  product  increases  drastical- 
ly  for  small  values  of N. This  is  not  the  case  for  larger  values  of N. Within 
the  design  constraints  of a particular  circuit,  the  designer  pays  a  smaller 
penalty in the  area  propagation  delay  square  product  by  increasing  the  number 
42 
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Figure 22. Normalized Propagation  Delay and Area-Propagation  Delay 
Square Product, F ,  vs.  Number of Stages 
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F 
of  stages  beyond  the  optinnzm  point  than  decreasing  the  number  of  stages. 
A 1  so since : 
An optimum  condition  exists when 
m = 2  (42) 
or  when the  capacitance  ratio  per  stage  doubles.  Simply  stated,  the  best 
compromise  between  area  increase  and  the  square of propagation  delay  decrease 
exists when the  output  device is designed  such  that  each  required  stage in the 
output  circuit  doubles in size  or  capacitance  between  the  last  interstage  cir- 
cuit  and  the  load.  Figure 23 shms the  number  of  stages  required  for  a  given 
load  to  interstage  capacitance  ratio  for  optinum  performance. 
From a  design  standpoint,  it  is  most  economical  to  minimize  the  area. 
If the  entire  integrated  circuit  consists  of B number  of  cells,  of  which  N 
stages  are  enlarged,  the  total  area  is 
A = (B - N) A. +AN (43) 
assuming  each  cell  occupies A. area.  In  most  instances, B is  large. The 
enlarged  area A does  not  add  any  more  bits  but  merely  improves  the  loading 
and  speed  capability. Thus,  a  compromise  exists  between  speed  and  area, If 
(B - N) >> AN/Ao,  the  addition  of  enlarged  area is insignificant. If AN 
becomes  comparable  or  larger  than (B - N) Ao, the  enlarged  buffer can add 
substantially  to  the  area  and  cost  of  the  integrated  circuit. In this  case, 
the  design  engineer  may  choose  to  commit  some  fraction of the  total  chip  area 
to an output  device.  Figure 24 represents  the minimm propagation  delay 
obtainable  for  a  given  area  and  a  fixed  capacitive  load. 
N 
MASK DESIGN 
The  layout  of  the  basic  shift-register  cell  is shwn in figure 25. Since 
the  transmission  gates  are  bidirectional  devices,  it  does  not  matter  whether 
the  source  should  be  located  at  the  input  or  the  output  side. From a  topologi- 
cal  standpoint,  it  is  more  convenient  dand  space  saving  for  two  transistors  to 
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Figure 30. Silicon Etch Mask 
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Figure 31. Contact Mask 
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Figure 32. Interconnection Mask 
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have counnon sources or cornon drains. 
The layout of the integrated circui ts  i s  shown in  f igu res  26 through 32. 
There are  four  versions.  Mask 4500-4 i s  the  fu l l  128 b i t  s h i f t  r e g i s t e r .  The 
f i r s t  124 b i t s  a r e  of low-level stages with minimum device geometry. The l a s t  
4 b i t s  are progressively enlarged to optimize the speed-area product. The 
design has a zigzag path. The f i r s t  two have16 b i t s ,  the  next  six rows have 
18 b i t s  each, the eighth row has 3 progressively enlarged stages, and the 
l a s t  two rows comprise the l a s t  stage with the output transistors wrapping 
around the bend. 
The second vers ion (4500-2) i s  a 16-b i t  sh i f t  reg is te r  us ing  the  f i r s t  
row of the low level  s tages .  The change i s  accomplished by changing the 
interconnection pattern.  The third vers ion (4500-1) i s  a 4 -b i t  sh i f t  r eg i s t e r  
consis t ing of only the last four enlarged output stages. The fourth version 
(4500-3) i s  a 40-b i t  sh i f t  reg is te r  cons is t ing  of two rows of low level stages 
with 36 b i t s  and the last  four output stages.  I n  every version, there i s  a 
capacitor and  a t e s t  i n v e r t e r .  
There a re  s ix  masks (see Fabrication section).  The masks were  generated 
by the David Mann pattern generator.  
FABRICATION 
Double-diffused MOS (DMOS) t ransis tors  are  capable  of high-speed operation 
by effectively reducing the channel length using the difference of two succes- 
sive diffusions through the same source window. For  high  transconductance, 
double diffusion should not be used for the drain.  Thus, the drain window and 
the source window are  usual ly  not  cut  a t  the same time. A s  a r e s u l t ,  s e l f -  
alignment of the gate cannot be achieved. For best high-frequency performance, 
i t  i s  desirable to have self-aligned gates to reduce the area and the drain-to- 
gate capacitance. This work features  a  nrethod for achieving self-alignment. 
In  addi t ion,  a depletion mode load device with self-aligned gate i s  a l s o  
incorporated i n  an integrated structure.  The desired s t ructure  i s  achieved by 
using a po lys i l i con  ga te  in  combination with selective nitride masking. 10 
The d e s i r e d  inverter  configurat ion i s  shown in  f igu re  5 with a DMOS tran- 
s i s tor  dr iv ing  a depletion load device. Figure 33 shows the processing 
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sequence. A moderately doped p-type layer i s  f i r s t  d i f f u s e d  i n t o  a ,,-type 
subs t ra te  for  i so la t ion .  The ga te  d ie lec t r ic  po lycrys ta l l ine  s i l i con  and 
s i l icon ni t r ide layers  are  sequent ia l ly  deposi ted on the substrate.  Windows 
f o r  N source and drain diffusions are  cut  through the s i l icon ni t r ide layer .  
Another photoengraving follows to open a s l i gh t ly  l a rge r  window in  the  photo- 
resist above the source region of the DMOS t rans is tor ,  permi t t ing  the  n i t r ide  
to serve as a  mask fo r  removing the  polycrys ta l l ine  s i l i con  and gate oxide. 
+ 
N e x t ,  a p-type channel diffusion penetrates into the source windows. 
Source windows are oxidized. Plasma etching then removes only the ni t r ide and 
polycrys ta l l ine  s i l i con  layers  from the  dra in  windows. Now a l l  the  source  and 
drain regions are covered only with oxide, which can be readi ly  removed for  the  
n-type  diffusion.  In  this manner, self-alignment i s  achieved. 
For the depletion-mode load device, the channel i s  masked against  the 
second  p-type diffusion. The low ,-type background concentration, together 
with the posit ive surface staes,  i s  su f f i c i en t  t o  make the MOS t r a n s i s t o r  t o  
be in  deplet ion mode. 
The processing parameters of the double diffused MOS are as follows: 
a.  
b. 
C. 
d. 
e. 
f .  
g .  
h. 
i. 
j. 
k. 
1. 
m. 
n. 
Substrate: (l,l,l) , p type 10  to  3h/cm. 
Thermal Oxtdation: 50002 thick. 
Photoengraving  for p guard ring. 
+ 
p boron diffusion:  lOm/square, b m  deep 
Oxide removal. 
Gate d i e l ec t r i c :  10001 si l icon dioxide plus  8001 s i l i con  n i t r ide .  
Vapor growth of polycrystall ine si l icon bydecomposition of silane: 
3 0001. 
Diffusion mask growth: 2000x s i l i con  n i t r ide  p lus  50002 s i l i c o n  
dioxide. 
Photoengraving  for n source and drain windows through  top  oxide. 
Photoengraving fo r  p source windows to  subs t ra te .  
p boron diffusion:   12g/square,  4pm deep. 
Plasma etch of  polycrystal l ine s i l icon from-drain windows and 
then removal of oxide from both source and drain windows. 
N phosphorous diffusion:   lOn/square,  1 . b m  deep. 
Plasma etch of po lycrys ta l l ine  s i l i con  to  de l inea te  d iscre te  
polysil icon areas.  
+ 
+ 
+ 
+ 
+ 
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0. Photoengraving of contact  windows. 
p. Metalization: 15,OOOg, 70% A1 plus 30% silicon. 
q. Photoengraving  of  interconnect  pattern. 
r. Sintering. 
EXPERIMENTAL RESULTS 
An experimental  self-aligned  silicon  gate DMOS integrated  inverter  is 
shwn in figure 3 4 .  The DMOS transistor Q, has  a  length  of 7 CLm and a width 
of 420 Clm.  The  depletion  mode  load  device Q, has the  same  dimensions. In 
DMOS integrated  circuits,  it is possible  to  design  both  devices  to  have  the 
same  dimensions  (ratioless)  because  of  the  higher  conductance  of  the  depletion- 
mode  load  device.  This  ratioless  feature  allows  for  higher  density. 
Typical  Test  Transistor  Characteristics 
The V - I  characteristics of the DMOS transistor  and  the  load  device  are 
shown  in  figure 3 5 .  Note  that  the  transconductance of the DMOS transistor  at 
8 mA of  drain  current  and 5V of  drain  voltage is approximately 3 d o .  From 
a  theoretical  standpoint,  the  maximum  achievable  transconductance  g  (max) = 
WC v , where W = channel  width = 300 x 10 cm. 
5 
-4  m 
S 
C = gate  capacitance  per  unit  area. 
= dielectric  constant  of  oxide/gate  oxide  thickness 
= 3 . 4  x 10 (F/cm)/0.15 x (cm). -13 
6 v = scattering  limited  velocity = 6 x 10 cm/s. 
S 
The theoretical gm (max)  using  our  parameters  should  be  about 4 m h o s .  Thus, 
our  result is approaching  the  theoretical  value. 
In the  several  lots we fabricated, we had  a  spread of threshold  voltages 
ranging 1 to 5V. However,  the  maximum  transconductance  achieved  has  been 
quite  consistent. The threshold  voltage of the DMOS transistor  shown in 
figure 35 is  approximately 3.5V. 
The characteristics  of  a  load  device  is  shown in figure 3 5 .  It was 
processed in the  same  run  as  the DMOS shown in figure 3 5 .  Note  that  the 
saturated  drain  current  averages  about 0 . 5  A. For proper  inverter  operation, 
the DMOS "on"  current  should  be  larger  than  the  load  device  current. 
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Figure 3 4 .  DMOS Integrated  Inverter 
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F 
Because  the  threshold  voltage  after  fabrication was lower  than  expected 
before  fabrication,  provision was made  to  reverse  bias  the  substrate  to  account 
for  process  variation,  thereby  increasing  the  threshold  voltage.  The  effect  of 
the  substrate  bias  on  the  load  device  is  to  increase  the  threshold  voltage, 
hence  the IDsAT, is  shown  in  figure 36. 
Inverter  Characteristics 
The characteristic  of  the  test  inverter is shown  in  figures 37 and 38. 
The  transfer  characteristics  for 3 and 5V operation  were  tested. The effect  of 
the  substrate  bias was also  tested  as  shown  in  figure  37 and 38. These  charac- 
teristics  show  that  the  inverter  should work under  all  these  conditions. How- 
ever,  the 3V operation  with 1V substrate  bias  appears  to  give  the  best  results 
in  terms  of  noise  margin. 
Effect of Silicon  Gate  Resistance 
The  effect  of  the  silicon  gate  resistance was also  investigated. For this 
experiment,  there  are two gate  contacts  as  Shawn in figure 39,  one  at  each  end 
of the  gate.  The  gate  length  is  7 um and  the  width-to-length  ratio is 60. 
The  transistor  was  mounted  in  a  microwave  transistor  package  and  tested 
with a Hewlett-Packard  Network  Analyzer.  The  transistor  was  tested  first  with 
one  gate  connection,  then  with  both.  The  S-parameter  readings  are  listed  in 
Table 111. 
Table I11 
Experimentally  Measured  S-Parameters  at 100 MHz 
H21 s2 1 G1  G U K lMX 
1 gate  connection 2.1 -21.5 19.1 5.8 3.4 0.28 2.44 
2  gate  connection 4.3 -14.3 13.5 6.3 5.5 0.36 1.58 
From the  above  dimensional  information  and  the  previous  processing  con- 
stants,  the  RC  time  constant  of  the  silicon  gate  is 2.7  nsec. The  radian  fre- 
quency (w = 1/RC)  is  3.5 x 10 radians/sec.  According to figures 10,  11 and 
12 the  gate  series  resistance  effect  on  amplitude  response  should  become 
pronounced  at 100 MHz, as  indeed  it  is. 
8 
It can  be  seen  from  this  data  that  the  forward  current  gain, H21, is 
doubled  for  the  case  of  two  gate  contacts.  The  two  gate  contacts  divide  the 
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Figure 35. Transistor V-I Characteristic 
of DMOS Inverter 
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Effect of Substrate Bias on Load 
Figure 36. Device Characteristics 
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Figure 37. DMOS Inverter  Characteristics  in 5V Operation 
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Figure 38. DMOS Inverter  Characteristics  in 317 Operation 
Figure  3% Photomicrograph of DMOS T r a n s i s t o r  
Showing 2 Gate  Contacts  
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current  into two halves  and  the  voltage  drop  along  each  part  of  the  distributed 
gate  is  then reduced. This  effectively  higher  gate  voltage  over  more  of  the 
gate  length  increases  the  output  drain  current,  hence H21 . 
The  naximum  available  power  gain, is directly  proportional to the Gmax, 
transconductance  and  inversely  proportional  to  the  input  resistance. With two 
gate  contacts,  the  input  resistances, of which the  silicon  gate  resistance  con- 
tributes  substantially,  are  effectively  halved.  Meanwhile,  the  transconductance 
is  effectively  increased  because  of  reduced  voltage  drop  along  the  silicon  gate. 
Hence,  the  maximum  available  gain  is  increased  for two gate  contacts.  These 
measurements  are  therefore  indicative  of  the  degrading  effect on frequency 
response  by  the  silicon  gate. 
Ring  Oscillator  Performance 
A number  of  DMOS  inverters  can  be  connected in cascade  as  a  ring  oscil- 
lator  to  test  the  propagation  delay  and  the  speed-power  product. The one we 
tested was a  seven-inverter  ring  oscillator  and  a  buffer as shwn in figure 40. 
The  ring  oscillator  works  satisfactorily  from 1.3 to 8.5V. The test  results 
are  tabulated  in  Table IV. The  oscillation  waveforms  are  shown  in  figure 41 
for  supply  voltages  of 1.3, 3 ,  and 8.5V. 
Table N 
Ring  Oscillator  Performance 
- 
%D - 
1.3V 
1.5 
2 
3 
4 
5 
6 - 
v* = ov 
tpd ’o tpdPo 
ns mW PJ 
7.57  .32 2.42 
7.57  .35  2.68 
7.57  1.09  8.23 
7.29  1.7  12.38 
6.93  2.38  16.45 
6.64  3.34  22.17 
vs “1V 
11.43 .37  4.22 
9.29 .51 4.76 
8.64 1.01 8.75 
8.0 1.6 12.8 
7.5 2.3 17.25 
7.14  3.3 23.57 
The propagation delay, tpd i 
VB = -2v 
tpd ‘0 tpdPo 
ns mW PJ 
11.14 .889 9.90 
9.14 1.44 13.16 
8.36 2.12  17.72 
7.71 2.93  2.59 
calcui 
vs = -3v 
ns mW d 
6.25  1.38  22.43 
9.93 1.94 19.26 
8.64 2.74  23.67 
66 
Figure 40. Ring Oscillator 
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Figure 41. Ring Oscillation 
41a 
VDD = 1.3V 
41b 
'D = 
41c 
v = 8 . 3  DD 
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where  f  is  the  frequency  of  oscillation  and n is  the  number  of  inverters  in  the 
ring (n = 7 in  our case). The power  dissipation  per  stage Po is  equal  to  the 
total  power  dissipation  divided  by  the  number  of  inverters  used  in  the  ring 
oscillator  and  the  buffer (=8 in our case). The  propagation  delay-pawer  dis- 
sipation  product, t Po, is  a  figure  of  merit  of  a  logic  gate.  Certain  units 
have  t  as low as 4 nsec. 
Pd 
Pd 
It should  be  noted  that  the  propagation  delay  of 7 nsec is considerably 
better  than  the  conventional TTL gates.  The  propagation  delay-paver  dissipa- 
tion  product at a  supply  of 1.3V is  only 2 picojoules  which  is an order  of 
magnitude  lower  than  for TTL gates.  The  fact  that  the DMOS gates  can  operate 
as low as 1.3V is  another  advantage  Over  the TTL gates. It appears  that  the 
DMOS gates  are  better  than  the TTL gates  in  most  important  aspects.  Figure 42
is  a  plot  of  propagation  delay  and  power  dissipation  as  a  function  of  supply 
voltage . 
SUMMARY AND CONCLUSIONS 
The purpose  of  this work  was to  study  the  feasibility of using  self- 
aligned  silicon  gate  technology  for  DMOS  integrated  circuits. In the  course 
of  the  experimental  investigation,  we  have  accomplished a  number of tech- 
nological  advances: 
First, we developed a process  for  fabricating  DMOS  integrated  circuits 
using  silicon  gate  technology. Up to  now,  the  DMOS  transistor  technology  has 
been  limited  to  aluminum  gates,  which  are  not  self-aligned  and  therefore 
require  overlap  areas  with  resulting  additional  feedback  capacitance.  Our 
development  makes  it  possible  to  combine  the low parasitic  capacitance  and 
facilitated  processing  advantages  of  self-aligned  gates  with  the  short 
effective  channel  length  of DMOS to  produce  a  structure  with  much  improved 
high-frequency  performance. 
Secondly, we developed a  technique  to  optimize  the  design  of  the  depletion- 
mode  load  device  without  the  need  for  additional  diffusion  steps  as  is  normally 
done  in  standard  MOS  processing.  This  was  done  by  proper  choice of th  sub- 
strate  orientation  and  resistivity.  Moreover,  our  design  approach  resulted 
in  a  load  device  having  the  same  length-to-width  ratio  as  the  DMOS  transistor. 
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Figure 42. Propagation Time and Power  Dissipation 
of DMOS Inverters 
This ratioless  geometry  greatly  reduces the size of an integrated circuit as 
compared to other  approaches where the size of  the  load device  is  relatively 
larger  than  the MOS transistor. 
Thirdly, we developed a novel method of tapering  the  geometry of the  out- 
put stages for optimizing  the  propagation  time and the chip area. This method 
has general  application  to most clocked MOS LSI integrated circuits. This 
design  approach was incorporated in the  design of the DMOS shift register 
under investigation. 
Fourthly, we recognized the effect of the  finite  silicon  gate  resistance 
on  the  frequency  response of an MOS transistor. The resistance  creates a dis- 
trihted RC network along the gate and tends to slow dawn  the  transient 
response. The effect is more pronounced for wider  silicon  gates (i.e., larger 
devices). Care should be exercised to  minimize this adverse effect on large 
output devices. 
Finally, we successfully fabricated an integrated DMOS ring oscillator 
with  a propagation  time of 4 to  7  nanoseconds  capable of operating as law as 
1.3V and a  speed-propagation-power  dissipation product of 2 pJ. Such a per- 
formance  is  better than conventional TTL gates. The  results  are  particularly 
significant in that the ring oscillator  transistors were test pattern  devices 
and not optimized for high-speed performance. Further improvement in perfor- 
mance is to  be expected by elimination of bonding pad capacitances and by 
optimizing the  transistor geometry. 
The results of our  investigation  have  been published in four different 
articles. The results of the DMOS process  development and the tapered output 
stage concept were presented in separate  papers at the  1974 Government  Micro- 
electronic  Applications  Conference (GCIMAC) in Boulder, Colorado. An expanded 
paper  on the latter was  also published in the IEEE Journal of Solid-state 
Circuits (April 1975). The effect of silicon  gate  resistance on the  fre- 
quency  response of MOS transistors  appeared in the IEEE Transactions on 
Electron  Devices (May 1975). Publication of the experimental  results and 
design consideratims for  the integrated llMOS ring oscillator is anticipated 
for  later  this year. 
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APPENDIX 
Frequency  Response  of  Distributed RC Line 
Small Signal: Consider an incremental  RC  section as shown in figure 8. 
The differential  equations  for such a section are: 
c - = -  dv di 
dt dx 
ri = - dv 
dx 
For steady-state  sinusoidal  voltages and currents, 
2 d v  
dx 2 
- =  
- =  di 
dx 
The solutions  for  these  equations are 
v = Ae Y X h  
where A and B are  arbitrary constants and 
Y = (jwrcw 2 1/2 
zo = (r/jwc> (A8 
For an open ended line as shown in figure 1, the boundary  conditions are 
(ilxW = 0; (v)x=o - vi - (A91 
Substituting  into  equations (AS) and (A6) 
V ( X )  = COS hy (l-X/W) 
vi cosh y 
Transient  Response 
The Laplace transform of a step input voltage is V./s. From equation 
1 
(A10) the  transform of  any voltage x is, 
72 
The inverse  transform  of  this  equation is 
1 Viest cosh (1-x/W) W 6  v (x , t )  = - 6  2nJ . ds 
s cosh W K  
The poles for cosh W rcs  are given by the  roots  of the equation 
where n is  an integer. 
From Cauchy's integral  theorem at any pole 
where  the  residue R - 
Thus  the  integral (A12) can be evaluated. 
- , E M  
D' (s) 
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